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1.0 The Parallel Element Processing Ensemble (PEPE) 
1.1 Overview 
As the need for solutions to high speed processing problems increases, 
new and novel architectures will be developed. PEPE is an attempt to solve 
a specific real-time problem with use of special purpose hardware. 
The Ballistic Missile Defense Advanced Technology Center in Huntsville, 
Alabama started development studies in the late 1960s for a processor to 
offload the ever increasing demands on a serial processor operating in a 
ballistic missile defense (DMD) environment, 
PEPE's design specifically addresses the BFlD problem. It was designed 
to perform three basic functions previously allocated to a CDC 7700 system. 
They are: 
Correlation of new radar returns with current tracks 
Traclc prediction on all current tracks 
Scheduling on a radar time/power line, pulses to acquire more 
data on current or new tracks. 
To solve these three problems, a unique multiprocessor parallel ensen- 
ble was proposed. Shown in Figure 1.1, PEPE consists of three independent 
control processors each commanding an ensemble of up to 288 Processing 
Elements (PE). The three control processors, housed in a single cabinet 
called a Control Console ( C C ) ,  are identical with minor exceptions. Each 
contains : 
Sequential Control Lcgic (SCL) 
Program and Data Memories 
1/0 Units 
Parallel Instruction Control Unit (PICU) 
C S D  I 
.I 4 
* BSDCI) pE 
_I 
- , I - -  - - -  I - - - - - - -  8 -  - - - - - -  I 
I 
,,-,,,,~~ 
I 8 e 1 

















































- - L -  - ---L.- 
* '  
- 
. 




+ I & 
The SCL is a stand alone processor with all facilities for program 
execution from memory. It performs typical arithmetic, logical, compari- 
son, and branching functions of a sequential machine. The 110 units per- 
form high speed input and output to the CDC 7700 using a direct channel 
to both program and data memories. 
The PICU receives parallel instr~ictions from the SCL. As the SCL 
fetches an instruction from memory, it determines if that instruction is 
targeted for execution in the SCL or in the parallel ensemble. Instruc- 
tions for the ensemble are sent to the PICU. Described more fully in 
~ection.4.2, the PICU decodes each parallel instruction and transmits 
control information to all 288 PE. 
The three control units are named for their major function. The 
Correlation Control Unit (CCU) controls. the Correlation Unit (CU) portion 
of the PE. Second, the Arithmetic Control Unit (ACU) handles the Arith- 
metic Unit (AU) and lastly, the Associative Output Control Unit (AOCU) 
controls the Associative Output Unit (AoU). 
Other major units in the CC are the Intercommunication Logic (ICL), 
the Output Data Control (ODC) and the Element Memory Control (EMC). The 
ICL handles communication between the three SCL1s and handles interrupt 
vectoring and masking. The ODC controls access to the main data bus used 
for outputting data from the ensemble, This bus is a single path shared 
between all AU and AOU of the ensemble. El4C controls the granting of 
cycles of the Element Memory (EN) which is shared between processors of 
the PE. 
Figure  1.2 shows t h e  f l o o r  layout  of a PEPE i n s t a l l a t i o n .  The CC 
is  c e n t r a l l y  located  s i n c e  it must communicate wi th  each of t h e  8 Element 
Bays (EB), A Burroughs B1714 computer is  t h e  Tes t  and Maintenance (T&M) 
unit f o r  PEPE. Figure  1.3 is a  p i c t u r e  of PEPE i n s t a l l e d  i n  H u n t s v i l l e ,  
Alabama, 
. 
1.1.1 The Element Bay 
Each EB con ta ins  36 PE a s  shovm i n . F i g u r e  1.4. The PE a r e  l a i d  o u t  
i n  4 ro~q~s  of 9 PE, Each row a l s o  con ta ins  a  clock d i s t r i b u t i o n  card. 
F igure  1.5 i s  a c l o s e  up p i c t u r e  of the  Element Bay wi th  11 PE. 
One PE c o n s i s t s  of 6 l a r g e  300 DIP boards,  a l l o c a t e d  a s  f o l l o ~ r s :  
- AU 2 boards 
EM 1 board 
CU 1 board 
AOU 2 boards 
The Bay S igna l  D i s t r i b u t o r  (BSD) occupies t h e  l e f t  end of t h e  c a b i n e t ,  
The BS3 provides connectors  and g a t e s  t o  r e l a y  c o n t r o l  and d a t a  s i g n a l s  from 
t h e  CC t o  each PE and t o  ga the r  output  from t h e  PE on t h e  Output Data Bus 
(ODB) and r e l a y  t h a t  back t o  t h e  CC. A s i m p l i f i e d  l ayou t  i s  shotrn symbol-. 















Figure 1.5 PE Bay with 11 PE Installed 
Figure 1.6 Busing Diagram 
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1.2 Number Pornats  
Cruc ia l  t o  the  understanding of t h e  opera t ion  of a  complex f l o a t i n g  
po in t  processor such a s  t h e  AU, is a d e t a i l e d  knowledge of t h e  number formats  
processed by t h e  AU. 
The b a s i c  PEPE word is  32 b i t s  i n  length ,  B i t s  a r e  numbered r i g h t  t o  
l e f t  w i t h  b i t  31 being the  most s i g n i f i c a n t  b i t  (MSB). 
BIT d 3 1 0 
1.2.1 In tege r  Format 
PEPE i n t e g e r s  a r e  s to red  i n  t h e  lower 24 d i t s  of a word, The upper 
r i g h t  b i t s  a r e  always zero, 
B i t  23 i s  t h e  s i g n  b i t ' f o r  t h e  t ~ > ~ o ' s  complement r e p r e s e n t a t i o n  of t h e  
number i n  b i t s  22-0. The Range of va lues  f o r  i n t e g e r s  i s  
A s i g n  of "1" i n d i c a t e s  a negat ive  number and t h e  S i n a r y  p o i n t  i s  considered 
t o  be t o  t h e  r i g h t  of b i t  zero, 
I n  a t ' c . 7 0 ' ~  complement number system, one more nega t ive  number may be  
represented  than p o s i t i v e  numbers, Consider t h e  fo l lowing f o r  a  f o u r  b i t  
sys tern: BINARY DEC IFfAL 
P l u s  seven i s  t h e  l a r g e s t  p o s i t i v e  in tege r  and -8 i s  t h e  l a r g e s t  nega t ive  
in tege r .  S ince  t h i s  -8 value  does no t  have a p o s i t i v e  "equivalent" we 
w i l l  s e e  l a t e r  t h a t  it r e q u i r e s  s p e c i a l  handling dur ing t h e  execut ion  of 
c e r t a i n  PEPE i n s t r u c t i o n s .  
1.2.2 Double In tege r  Format 
PEPE double i n t e g e r s  a r e  s t o r e d  i n  t:,e love r  24 b i t s  of two PEPE words. 
The upper 8 b i t s  of b o t ; ~  words a r e  always zero. B i t  23 of t h e  lower word 
is  always t h e  sane a s  b i t  0 of tl;e upper  word. E i t  23 of the  upper trord 
is the  sign F i t .  
BIT 31 24 23 0 
The range of va lues  f o r  dovble i n t e g e r s  i s  
Tl~e b ina ry  point (B.P.) is  t o  r i g h t  of bit 0 of t h e  lower word, Double i n t e g e r s  
2 3  2 3  less than +2 -1 o r  g r e a t e r  than -2 are completely r ep resen ted  i n  ttte 
lower vrord a s  s tandard  PETE in tege r s .  
I 
1.2.3 Logica l  Format 
A PEPE l o g i c a l  worc? is 32 b i t s  l o n g ' w i t 5  no r e s t r i c t i o n  a s  t o  i t s  
contents .  
1.2.4 F l o a t i n g  P o i n t  Format 
PEPE f l o a t i n g  p o i n t  numbers a r e  r ep re sen ted  i n  one 32 bit word. The 
f r a c t i o n  ( o r  man t i s sa )  p a r t  i s  s t o r e d  i n  b i t s  23-0. The b i n a r y  p o i n t  i s  
t o  t h e  l e f t  o f , b i t  22 and b i t  23 i s  t h e  s i g n  b i t  of t h e  f r a c t i o n .  The 
exponent (base  2) is s t o r e d  i n  b i t s  31-24 vrith b i t  31  be ing  t h e  s i g n  b i t .  
Both t h e  f r a c t i o n  and exFonent a r e  c a r r i e d  i n  t v o f s  complement n o t a t i o n .  
BIT # 31 24 23122 0 
- \ V t 
EXPONEFTT FRLiCT I O K  
SE - Sign  Exponent 
SF - S i g n  F r a c t i o n  
A11 f l o a t l n ~  ~ o i n t  n m b e r s  a r e  normalizerl and t h i s  i s  main ta ined  by a l l  
PEPE f l o a t i n g  ~ o i n t  i n s t r u c t i o n s .  The number i s  cons idered  n o r n a l i z e d  i f  
t h e  most s i g n i f i c a n t  b i t  of t h e  f r a c t i o n  ( L i t  22) i s  e i f f e r e n t  from t h e  
s i g n  of  t h e  f r a c t i o n  ( b i t  23). 
The exponent czn be cons idered  ns an  8 b i t  i n t e g e r  f i e l d ,  Range of 
the exponent f i e l d  is: 
127 'r, exponent a -128 
'which can r e p r e s e n t  decimal  v a l u e s  from (approx i r e t e ly ) :  
-35 lo3' 1 f l o a t i n g  p o i n t  2, 10 
and 
3 8 3 f l o a t i n g  p o i n t  >, -10 . 
The range  of  t h e  f r a c t i o n  is :  
which can  r e p r e s e n t  clecimal values f r o m  (approximately) :  
0.9999998+ 3 f r a c t i o n  3 -1.0000000. 
-6 The smal les t  magnitude f r a c t i o n  is ,1192 X 10 . The f r a c t i o n  i s  always l e s s  
than magnitude one except  f o r  one s p e c i a l  case of -1.0000000, This  r e s u l t s  
from t h e  same e f f e c t  a s  d iscussed under in teger  format, PEPE f l o a t i n g  p o i n t  
format allows seven s i g n i f i c a n t  decimal d i g i t s  i n  t h e  f r a c t i o n ,  
1.2,4.1 F loa t ing  Point  Zero 
I n  any f l o a t i n g  po in t  system, a  mant issa  of zero  wi th  any exponent 
has  a  va lue  of zero. Thus: 
PEPE hard~ra re  must, though, be a b l e  t o  determine e q l ~ a 1 i . t ~  of nunhers t h a t  
10 
may both be zero. For t h e  hardware t o  know t h a t  0 . 0 ~ 2 ~  = OX2 , poses 
d i f f i c u l t i e s  t h a t  can be avoided, I n  PEPE, we d e f i n e  one f l o a t i n g  po in t  
zero. It is: 
I n  e 32 b i t  nord,  t h i s  i s  a one i n  b i t  31 and zeros  i n  b i t s  30-0, A l l  
PEPE f l o a t i n g  ?o in t  i n s t r u c t i o n s  expect  operands of zero  i n  t h i s  f o r n  and 
w i l l  produce r e s u l t s  of zero  i n  t h i s  forn .  This  r e p r e s e n t a t i o n  can be con- 
s idered t h e  "smallestf1 zero  i n  f l o a t i n g  point  format. 
2.0 AU Arch i t ec tu re  a t  the  Reg i s t e r  Level 
The Ari thmet ic  Uni t  is designed t o  perform f l o a t i n g  p o i n t  and i n t e g e r  
a r i t h m e t i c ,  boolean o p e r a t i o n s ,  s h i f t  ope ra t ions ,  s i n g l e - b i t  memory d a t a  
packing, overflow d e t e c t i o n  and n o m a l i z e  opera t ions .  complement 
a r i t h m e t i c  is used. Double p r e c i s i o n  i n t e e e r  add and s u b t r a c t  i n s t r t i c t i o n s  
can be accomplished through software. 
The 1s e l s o  is ?esigne? t o  perform element a c t i v i t y  i n s t r u c t i o n s .  
A c t i v i t y  i n s t r u c t i o n s  a r e  use? f o r  s e l e c t h g  2 s e t  o r  subse t  of PEPE e ienen t s .  
The s e l e c t e d  set is s a i d  t o  be a c t i v e  and ?.ill heve i t s  a c t i v i t y  f l i p - f l o p  
s e t .  Elements w11ose a c t i v i t y  f l i p - f l o p  i s  not  s e t  w i l l  be i n a c t i v e  anc? w i l l  
n o t  p a r t i c i ? a t c  i n  se lcc te< '  p a r a l l e l  i n s t r u c t i o n s  u n t i l  s v c ? ~  t i n e  a s  t:?cy 
are s e t  ac t ive .  
The ACU c o n t r o l s  each AU opera t ion  through t h e  use  of c o n t r o l  l i n e s  
from t:;e PICU. Global operands a r e  trznsmittec! t o  t h e  AU on 32 of t h e s e  
l i n e s  i n  a time-s?.ari;\g mode, I n  a s d i t i o n ,  element memory l a t a  t r a n s f e r  t o  
and from t k e  iiU i s  done on 32 b i d i r e c t i o n a l  l ines .  A l l  d a t e  o c t p u t  f o r  
g l o b a l  use  is  avai1abl.e on 32 ou tpu t  d a t a  l i n e s  trhicl? a r e  tine-sliarec! v i t h  
., 
lQiU d a t a  output  under g loba l  co~;~inancl from Output Data Contro l  ( (~Dc) .  
Each AU a l s o  provides two otitputs f o r  t h e  S e l e c t  Highes t /Lot~es t  l o g i c ,  
For observat ion  of u n i t  f a u l t s  and z s  a p r o g r m i n g  a i d ,  two overflow 
i n d i c a t o r s  a r e  s e n t  t o  t!;e ICL. 
The AU con ta ins  a f a u l t  f l i p - f l o p  which can be  s e t  by t h e  X U ,  
cond i t iona l  on element a c t i v i t y ,  When t h i s  f l i p - f l o p  is s e t  it w i l l  no t  
a l l n ~ !  t h e  AU, i\,@U, and CU of tl!e element t o  p a r t i c i p a t e  i n  any i n s t r u c t i o n  
o t h e r  than "c lear  f a u l t  f l i p - f l o p n ,  which w i l l  re-ena!jle t h e  f a i l e d  elements. 
Shown i n  bloclc diagram form i n  Figures  2.1 and 2.2, t h e  AU was b u i l t  
on two boards named AU1 and AU2, With t h e  except ion  of t h e  inpu t  r e c e i v e r s ,  
output  d r i v e r s ,  and a d a t a  alignment network, t h e  AU can be f u n c t i o n a l l y  
descr ibed a s  being composed of an a r i t h m e t i c  and an element a c t i v i t y  sec t ion ,  
The a r i t h m e t i c  s e c t i o n  conta ins  t h r e e  working r e g i s t e r s  (11, B ,  and Q), 
an adder ,  and d a t a  input  sv i tc!~es .  The B r e g i s t e r  i s  no t  progranner acces-  
s i b l e .  The a c t i v i t y  s e c t i o n  con ta ins  a  t a g  r e g i s t e r ,  a s t a c k  ( s h i f t )  reg- ' 
i s t e r ,  and an c lenen t  a c t i v i t y  f l i p - f l o p .  Also included is  the  necessary  
l o g i c  en6 s-rri tching orhic!~ opera te  in con junct ion  v i t h  t 5 e s e  conponent s. 
The r e g i s t e r  l e v e l  diagram of t h e  J-U s5ot.r~ a l l  of t5,e n a i n  LW ?at8 
pa ths  an6 ccntrol.. Not shorm i s  the  d e t e i l  l o g i c  of func t ions  such as t l ~ e  
normalize decode neti.!or!c., zero  and over£ lot: cletectfon,  an6 the element 
e c t i v f t y .  T5ese items !:ill ilje ilisctlsscd i-n Sec t ion  6. The design i s  based 
on s p e c i f i c  a r i t ' ~ n e t i c  zl-gori thns described i n  Section 3 .  
Figure 2.1 AU Card 1 
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Figure 2.2 AU Card 2 
Control From AU1 
i 
, 
2.1 AU Registers 
The AU contains the following registers and flip-flops visible to 
the programmer : 
A Register (PAAREG) - Implicit operand in most instructions. 
32 bits in length. 
Q Register (PAQREG) - Quotient register for the divide instruction. 
Used as a scratch register in the multiply instruction. 32 bits 
in length. 
Element Activity Flip-Flop (PAEACT) - A one bit register used to 
. . 
indicate the state of the AU, If reset,-the AU will not partici- 
pate in the execution of most instructions. 
Activity Stack (PASTAK) - A 21 bit FILO stack used to store the 
PAEACT bit. An attempt to push a bit out of the bottom of 
stack will send an error indication to the ICL. 
Tag Register (PATAGR) - An Eight bit register used to hold a tag 
loaded by the control unit, The tag can be used to permit or 
inhibit the execution of instructions in the AU, Different AU 
can contain different tags, 
Overflow Flip-Flop (PAOVFF) - A one bit register used to indicate 
if an arithmetic overflow occurred within the AU, This flip- 
flop is sent as an error indicator to the ICL, 
Fault Flip-Flop (PAFALT) - A one bit register used to completely 
disable the entire Processing Element. Programmatically removes 
PE from the Ensemble. 
i 
1 Other r e g i s t e r s  not v i s i b l e  t o  t he  programmer are:  
1 B Register  (PABREG) - Used t o  hold t he  e x p l i c i t  operand during most 
I 
ins t ruc t ions .  It holds t h e  operand a f t e r  receiving it from t h e  
cont ro l  u n i t  o r  t he  Element Memory. 32 b i t s  i n  length,  
S h i f t  Count Register  (PASHCR) - A s i x  b i t  r e g i s t e r  used t o  hold 
t h e  s h i f t  amount, Possible  values a r e  +31 t o  -32 with pos i t i ve  
numbers indicat ing a r i g h t  s h i f t  and negative numbers a l e f t  s h i f t .  
2.2 AU Functional Units 
Major funct ional  u n i t s  of t he  AU are:  
Adder (PAADMN b i t s  23-0 and PAADEX f o r  b i t s  31-24) - A twos 
complement adder divided i n t o  a mantissa sec t ion  and an exponent 
section.  It is capable of both ar i thmet ic  and l o g i c a l  operations,  
Output is  PAAOUT, 
Alignment Network (PAALNO) - A 32 b i t  b a r r e l  s h i f t  network capable 
of 32 b i t  l e f t  and r i g h t  l og i ca l  s h i f t s  and 24 b i t  l e f t  and r i g h t  
a r i thmet ic  s h i f t s ,  Input is  PAALNI, 
S h i f t  Count Two's Complement (PA~SCO) - A s i x  b i t  sub t rac tor  which 
sub t r ac t s  PASHCR from zero. It is used t o  take a pos i t i ve  s h i f t  
count and negate it t o  permit l e f t  s h i f t s .  
Normalize Decode Network (PANRMD) - A combinatorial network which 
counts t he  number of leading zeros o r  ones i n  a f l o a t i n g  po in t  
f rac t ion .  Used t o  produce a count of 0 t o  23 t o  l e f t  s h i f t  t he  
f r ac t i on  f o r  normalization during f l o a t i n g  point  ins t ruc t ions .  
S h i f t  count output is PANRMD, a 5 b i t  pos i t i ve  value. 
Search Conversion Logic (PASRCH) - Logic used i n  t he  conversion 
micro-step of the  Se l ec t  HighestILowest ins t ruc t ions .  
3.0 Instruction,Set of the AU 
The PEPE Arithmetic Unit can execute 71 Instructions that can be 
classified into six basic types: 
1. Activity -. those instructions which affect the Element Activity 
Flip-Flop or Activity Stack, 
2, Integer - those instructions involved with the processing of 
.< 
integer data. 
3, LogicalfData Transfer - those instructiohs involved with the 
processing of logical data, 
4. Floating Point - those instructions involved with the processing 
of floating point data. 
5 .  Output - those instructions which cause the AU to transmit data 
to the EM -or the ACU, 
6. Distributed - those instructions which operate over a set of AU1s 
rather than within a single AU, 
Appendix C lists the instruction set in several different formats 
and classes each into one of the six types. The following sections will 
describe each type in general and will describe in detail the more 
interesting instructions of each type, 
3.1 Act iv i ty  Ins t ruc t ions  
As mentioned i n  Section 2.0, the  Element Act iv i ty  (EA) Flip-Flop 
cont ro l s  whether its pa r t i cu l a r  AU w i l l  p a r t i c ipa t e  i n  the  cu r r en t ly  
broadcast p a r a l l e l  ins t ruct ion.  Maximum use of t h i s  f l i p - f l o p  i s  made 
t o  f a c i l i t a t e  PEPEfs assoc ia t ive  nature. The s e l e c t  i n s t ruc t i ons  cause 
t he  EA t o  s e t  o r  r e s e t  depending on the  r e s u l t  of an i n t e rna l  comparison 
between two pieces of data. For example, during Se lec t  -on Not Equal 
Global (SNG-107), a  comparison is  made between a  global  operand and the  
AU A Register ,  The EA is r e s e t  i n  a l l  AU performing an equal comparison. 
3.2 I n t e g e r  I n s t r u c t i o n s  
3.2.1 Sing le  In teger  
The AU i n t e g e r  i n s t r u c t i o n s  perform a d d i t i o n ,  s u b t r a c t i o n  and mul t i -  
p l i c a t i o n  on t h e  24 b i t  i n t e g e r s  descr ibed i n  Sect ion 1.2-1, '  
The i m p l i c i t  operand i s  always t h e  A Register .  The e x p l i c i t  operand 
can be g loba l  o r  it can be fe tched from t h e  l o c a l  EM, The Ari thmet ic  
Logic Unit  (ALU) performs only add i t ion ,  Sub t rac t ion  i s  accomplished by 
complementing t h e  subtrahend,  introducing a c a r r y  i n t o  t h e  lower o rder  
b i t  and then adding, In teger  mul t ip ly  i s  described i n  Sect ion 3.4.3,  
I n s t r u c t i o n s  are: AD1 
SBI 
All AU i n t e g e r  i n s t r u c t i o n s  check f o r  overflow. During a d d i t f o n ,  over- 
f l o w  i s  generated i f  the  r e s u l t  s ign  i s  d i f f e r e n t  than t h e  two operand 
s i g n s  i f  they a r e  t h e  same, During s u b t r a c t i o n ,  overflow is generated i f  
t h e  r e s u l t  s i g n  is  d i f f e r e n t  than t h e  minuend s i g n  i f  t h e  minuend s i g n  i s  
d i f f e r e n t  from t h e  subtrahend sign. The overflow s i g n a l  i s  s e n t  a s  an 
e r r o r  i n t e r r u p t  t o  t h e  ICL. 
3.2.2 Double In teger  
The AU can process double i n t e g e r  values  us ing a sequence of i n s t r u c -  
t i o n s ,  F i r s t ,  the  lower words must be fetched.  The opera t ion  can then be  
performed and t h e  r e s u l t  s to red ,  Then t h e  upper words are f e t c h e d ,  oper- 
a t e d  on and s to red ,  A f l i p - f l o p  i s  used t o  s t o r e  a borrow o r  c a r r y  
between t h e  lower and upper words, 




Overflow i s  checked when processing upper words, 
3.3 LogicalIData Transfer Instructions 
This class of instructions includes both those that perform logical 
(AND, OR) operations and those that cause the movement of data. 
3.3.1 Logical Instructions 
The AU performs logical instructions through the ALU. The A Register 
is one operand and the B Register is loaded with the other operand. As 
in most instructions the B data can be global or it can be fetched from 
the local EM. The result is placed in the A Register. 
3.3.2 Data Transfer Instructions 
~hese instructions are classed as logical - instructions because they 
handle data as 32 bit words without regard to their internal format. Data 















































































































































S e t  EA t o  zero i n  a l l  a c t i ve  AU's whose A-Registers contain 
non-maximal values r e l a t i v e  t o  s e t  of ac t i ve  elements 
( ~ n t e g e r  or Float ing Point) .  
Execution: 35 Steps (Maximum) 
MICRO STEP SEQUENCE 
1) PAADMA(Z~-O)C O 
SELECT OR 
PABETA t PAAREG( 3 1 ) 
If P A A R E G ( ~ ~ )  = 0 
PABETA f- PAAREG ( 3 1 
PASHCR(S-O)t O l g ;  I f f  PAEACT = 1 ' 
FIGURE 4.33, S H  
2) PABITAf- PAAFLA*PABETA*PAEACT 
PABITB t- PAALFA* PABETA- PAEACT 
PABITC* PAALFA0PABETA*PAEACT 
3) PABITAC- PAALFA*PABETA*PAEACT 
PABITBG PAALFA-PABETA0PAEACT 
PABITCt PAALFA0PABETA*PAEACT 
Then PAEACT C- 0 
Else PAEACT not changed, 
PAALFAG PABREG(~~) 
PABETA + PABREGOO) 
even, 4-34) If SAMANY = Or 
EXIT 
If SAMANY = 1; 
PABITAt PAALFA-FABETA-PAEACT 
PABITB& PAALFA*PABETA*PAEACT 
PABITC + PAALFA0PABETA-PAEACT 
PASCR(~-O) PA~SCO(~-0) 
odd, 5-35) If SAMANY = 0: 
EXIT 
If SAMANY = 1: 
PABITA+ PAALFA=PABETA'PAJXCT 




PABREG(~~-O) C- PAALNo(31-0) 
IF (PABITA-PABITX) + 
(PABITA*PABITB*PABITY) + 
(PABITA-PABITB-PABITC~PASITZ) 
Then PAEACTt- 0 
Else PAEACT not changed 
PAALFA PABREG ( 3 1 ) 
PABETA* PABREG(~O) 
FIGURE 4.33 (CONTINUED) 
The conversion micro-step uses  both normal ALU hardware and s p e c i a l  
logic .  The f r a c t i o n  p a r t  of t h e  conversion i s  performed by t h e  man t i s sa  
adder. The exponent p a r t ,  converted by t h e  Search Conversion Logic ,  
P A S R C H ( ~ ~ - 2 4 ) ,  is as fol lows:  
(IF (PAMORL(~~-24)  = 27 . P A A R E G ~ ~ )  OR 
(PAMORL(~~-24)  = 24 . P A A R E G ~ ~ )  THEN 
PASRCH316 PAAREG31. 
(PAMORL(~~-24)  = 24 P A A R E G ~ ~ )  THEN 
PASRCH31 PAAREG31, 
P A S R C H ( ~ ~ - 2 4 )  t- PAAREG(~~-24) 
The conversion l o g i c  is  shown i n  block diagram form i n  F igure  4.34. 
The two b i t  i n t e r a t i v e  l o g i c  is  shown i n  Figure  4.35. The A ,  B ,  C 
output  l i n e s  a r e  s e n t  t o  t h e  BSD where they a r e  "OR1'ed w i t h  a l l  o t h e r  
l i k e  l i n e s  wi th  t h e  Bay. Then they a r e  s e n t  t o  t h e  CSD where a l l  e i g h t  
Bays a r e  "ORVed. The r e s u l t ,  now c a l l e d  X ,  Y ,  Z l i n e s  a r e  theri broadcas t  
back t o  a l l  AU. The g l o b a l  X ,  Y ,  Z l i n e s  a r e  compared t o  t h e  l o c a l  A ,  B ,  
C l i n e s  and the EA FF r e s e t  i f  necessary. 
4.8.6.3 S e l e c t  F i r s t  
The SF i n s t r u c t i o n  encompasses very l i t t l e  l o g i c  i n  t h e  AU. The AU 
sends i t s  EA FF t o  t h e  BSD and r e c e i v e s  a  p o i n t e r ,  PASFPT, back. The BSD 
sends a row a c t i v i t y  s i g n a l  t o  t h e  CSD. The row a c t i v i t y  i s  an "OR" of 
t h e  EA of each AU i n  t h e  row. The CSD sends a  po in te r  t o  t h e  f i r s t  BSD i n  
t h e  f i r s t  Bay wi th  an a c t i v e  AU. The BSD then sends t h e  p o i n t e r  t o  t h e  
f i r s t  a c t i v e  AU i n  t h e  row. 
The AU, upon execution of an SF i n s t r u c t i o n ,  w a i t s  one c lock f o r  t h e  
propagation de lay  of t h e  d i s t r i b u t e d  l o g i c  t o  s e t t l e  and then t h e  AU loads  
t h e  po in te r  i n t o  i t s  EA Fl ip- f lop .  F igure  4.36 shows t h e s e  two micro-steps.  
The SF l o g i c  on t h e  BSD i s  shown i n  Figure  4.37. The n i n e  EA l i n e s  








S e t  EA t o  zero  i n  a l l  a c t i v e  AUs except  one. The one 
remaining a c t i v e  AU i s  chosen on t h e  b a s i s  of phys ica l  
hardware loca t ion .  
Execution: 2 s t e p s  
MICRO STEP SEQUENCE 
1) NOP 
2) P A E A C T ~  0 ;  i f  PASFPT = 0 
Else  PAEACT not  changed 
FIGURE 4.36, SF 

5 .0 Conclusion 
The AU design successfully met all design and operational goals set by 
the specification document. It and the remainder of PEPEwas delivered on 
budget and on schedule to the BMD Advanced Technology Center in Huntsville, 
Alabama. 
A critique of the final design found two areas of the AU that could be 
improved. The FIX instruction algorithm could be reduced from 5 steps to 
3 steps with the addition of hardware. The rather clumsy algorithm now 
used, were developed because an error was found in the AU during final tests. 
The correction had to entail minimum change and therefore was not an 
elegant solution. Hardware to detect the case where significant bits are 
shifted out would cut steps 4 and 5 from the current algorithm. 
The quotient of the floating point multiply and the dividend of the 
floating point divide should be 48 bits long to avoid any loss of accuracy. 
AU hardware does not support the long words but this could possibly be 
added to enhance the AU performance. 
PEPE has been studied by Burroughs and System Development Corporation 
for use in other high speed processing problens. Areas suggested have been 
air.traffic control, image processing, weather forecasting and wind tunnel 
simulation. Since PEPE was designed as a processor ensemble, there is no 
direct communication between AU1s, Most problems that are amenable to 
parallel solutions require at least nearest neighbor communications. The 
possibility of using the AOCU/AOU parallel ensemble as a programmable rout- 
ing network has been proposed. Under this scheme, the ACU/AU ensemble could 
be processing data while the AOCUfAOU ensemble was routing data between the 
Element Memories. The major advantage of this software routing is that 
in a hardwired system, like ILLIAC IV, if a PE failed, the communication 
network was left with a hole whereas if a PEPE PE failed, software could 
reestablish the network using another PE. This work has not yet been 
completed. 
The analysis of algorithms for parallelism is a new, largely un- 
explored field. Some work ka7 6: and Fu76] has been done but a meable 
parallelism detecting compiler is still in the future. 
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APPENDICES 
Ar i thme t i c  Con t ro l  Un i t  (ACU) - Cont ro l s  t h e  Ar i thme t i c  UnLts (AU) i n  t h e  
PEPE elements  s o  t h a t  t hey  can  execute  t h e  r e q u i r e d  p a r a l l e l  a lgo r i thms  
i n  an e f f i c i e n t  manner. I n  a d d i t i o n ,  it execu te s  s e q u e n t i a l  i n s t r u c t i o n s  
r e t r i e v e d  from t h e  program memory (PGRM) s i m i l a r  t o  t h a t  of  a convent iona l  
processor .  
A s s o c i a t i v e  Output Un i t  (AOU) - Performs computat ions i n c l u d i n g ,  b u t  n o t  
l i m i t e d  t o ,  t h o s e  r e q u i r e d  i n  t h e  o u t p u t  of d a t a  from t h e  PE t o  t h e  
Con t ro l  Unit .  
A s s o c i a t i v e  Output Cont ro l  Uni t  (AOCU) - S i m i l a r  t o  ACU except  c o n t r o l s  t h e  
a s s o c i a t i v e  o u t p u t  u n i t s  (AOU) i n  t h e  PEPE elements.  
Ar i thme t i c  Uni t  (AU) - Performs computat ions t n c l u d i n g ,  b u t  n o t  l i m i t e d  t o ,  
t h o s e  r equ i r ed  t o  apply  complex a r i t h m e t i c  f u n c t i o n s  t o  d a t a  conta ined  i n  
e lement  memory (EM).  
Bay S i g n a l  D i s t r i b u t o r  (BSD) - The p o r t i o n  of t h e  SDS conta ined  i n  t h e  
Element Bay. 
C e n t r a l  S i g n a l  D i s t r i b u t o r  (CSD) - The p o r t i o n  of t h e  SDS conta ined  i n  t h e  
Con t ro l  Console,  
Con t ro l  Console (CC) - That p o r t i o n  of PEPE c o n s i s t i n g  of a l l  c f  t h e  f u n c t i o n & l  
u n i t s  excep t  t h e  PE. 
C o r r e l a t i o n  Con t ro l  Uni t  (CCU) - S i m i l a r  t o  ACU excep t  c o n t r o l s  t h e  c o r r e l a t i o n  
u n i t s  (cU) i n  t h e  PEPE elements .  
C o r r e l a t i o n  Un i t  (CU) - Performs computat ions i n c l u d i n g ,  b u t  n o t  l i m i t e d  t o ,  
t h o s e  r e q u i r e d  t o  c o r r e l a t e  incoming d a t a  w i th  d a t a  a l r e a d y  r e s i d e n t  i n  
t h e  element ,  
APPENDIX A ,  PEPE DICTICNARY 
Data Memory (DATA) - One of three memories, one in each control unit, used 
to hold data in transit between the Host computer and the elements. 
Element Bay (EB) - That portion of PEPE consisting of up to. 36 processing 
elements (PE). A complete PEPE system consists of eight element bays. 
Element Memory (EM) - A word addressed memory of 2048 locations contained 
in each processing clement (PE). It is shared between the AU, AOU, and 
CU . 
Element Memory Control (EMC) - Unit which performs conflict resolution on 
requests from the three control units for use of element memary. 
Intercommunication Logic (ICL) - A unit in the PEPE Control Console which 
handles: 
Inter-control unit communication 
Control unit interrupts 
PEPE status and maintenance 
Data collection and timing 
Input-Output Unit (IOU) - Provides communication between the PEPE control 
units and external computers or another PEPE. 
Interval Timer (IT) - A programmable timer in the ICL which can be se: to 
interrupt the ACU after a time-out. 
Maintenance Control and Diagnostic Unit (MCDU) - Unit which can perform test 
and diagnostic operations on each control under either manual or externai 
computer control. 
Micro-Program Memory (MPM) - A programmable and altersble memory in each SCZ, 
and PICU which controls registers and gating in order to execute the micro- 
Lon. sequences that comprise an instruct' 
Output Data Control (ODC) - Unit which perf0m.s conflict resolution on 
requests from the ACU and AOCU for use of the output data bus from the 
elements. 
Parallel Instruction Execution - The process of the PICU receiving instruc- 
tions from the SCL, translating the instruction into micro-sequence 
control bits and transmitting these controls to the element for execution. 
Processing Element (PE) - One minimum building block of PEPE, Includes one 
AU, AOU, and CU and one EM, 
PE Clock Distributor (PECLKD) - The logic which receives a square wave clock 
signal from the BSD and generates all clock and write enable pulses required 
by the PE. 
Parallel Element Processing Ensenble (PEPE) - A highly-parallel computer csn- 
sisting of three control units and 288 content-addressable processing ele- 
ments (PE). PEPE is capable of execu.ting three independent instructior, 
streans simultaneously. 
Program Memory (PGW) - One of three memories, one in each t~ntrol unit, used 
to hold the program to be executed by that control unit. Ccntains both 
parallel and sequential instructions. 
Parallel Instruction Control Unit (PICU) - Unit which transmits controls and 
data to the element. One PICU in each control unit. 
Parallel Instruction Queue (PIQ) - First-in, first-out buffer between the 
ACU SCL and the ACU PICU, Used to increase the execution overlap of long 
arithmetic parallel instructions with shorter arittinetic sequential 
instructions. 
Real Time Clock (RTC) - A clock in the ICL which can follow real-time or 
simulated real-time. Can cause an interrupt to the ACU when it equals 
a programmable value, 
Routing - The process whereby the SCL fetches an instruction from PGRM, 
determines if it is a parallel or sequential instruction and transfers 
it to the sequential execution sub-unit of the SCL or to the PICU for 
parallel execution, 
Select First (SF) - A distributed logic function whereby the first active 
element is selected to perform a sequence of instructions while non-first 
elements remain idle. 
Select HighestfSelect Lowest (SH/SL) - A distributed logic function whereby 
the active ele-ne.~t gi-th the maximal/minimal binary value Ln its A register 
is selected to perform a sequence of instruction while non-maximal/minimal 
elements remain idle. 
Sequential Control Logic (scL) - That part of a control unit that performs 
instruction fetching, sequential instruction executicn and parallel 
instruction preparation, 
Signal Distribution System (SDS) - The logic which carries data and control 
lines froin the PICU to the PE and which returns data and status signals 
from the PE to the PICU and SCL. Contains the Distributed Logic. 
Sub-Processor - One of the three processors in the processing element (PE). 
The three'sub-processors are the AU, AOU and CU. 
Test and Maintenance Computer (T & M) - An external computer interfaced 
with PEPE via the MCDU and IOUs. The T & M can have complete control 
over PEPE for program loading, execution and debugs i n s  $11 .-' 73r mainten- 
ance and diagnostic functions. The T & M is a Burroustls 81714 system. 
1. CLOCK RATE - 10 MHz,. & 0.01% C r y s t a l  C o n t r o l l e d  
2, MECL 1 O K  
- 29 types  used 
- 1 6  and 24 p i n  Dual-In-Line package (DIP) 
- 2 t o  30 g a t e s  pe r  1 6  p i n  DIP (62 g a t e s  p e r  24 p i n  DIP) 
- 2 nanosecond d e l a y  and r i se  t ime 
3. NO. OF CIRCUIT TYPES USED (exc lud ing  memory) - 29 
- PE BAY ( I f  PE system) - 10,000 IC DIPS 
- (36 PE system) - 33,000 I C  DIPS 
- (288 PE system) - 262,000 IC DIPS 
- CONTROL CONSOLE - 11,009 IC DIPS 
- TOTAL EQUIVALENT GATES (288 PE system) - 3 m i l l i o n  
11 gates /DIP ave rage  
4 .  MEMORY TYPES AND SIZES 
- Cont ro l  Console SCL I.IPI1, 3-1K X 48: 144  IC DIPS 
- C o n t r o l  Console  DATA & PGM, 5-4K X 32; 640 I C  DIPS 
- C o n t r o l  Console ACU PGM, 1-32K X 32 ;  1024 I C  DIPS 
- C o n t r o l  Console PICU MPF, 3-1K X 80 ;  240 IC DIPS 
- ELEMENT BAY EM, 11-2K X 32; 704 IC DIFS 
- ELEMENT BAY CU Reg. 11-16 X 32; 88 IC DIPS 
TOTAL MEMORY DIPS = 2840 
(2 c i r c u i t  t ypes )  
5, IMPEDANCE CHARACTERISTICS 
- Laminated Copper backplane used f o r  low impedance power d i s t r i b u t i o n  
- 50 ohm t r ansmis s ion  l i n e s  used f o r  s i g n a l  d i s t r i b u t i o n  throughout  t h e  
system - i n c l u d i n g  a l l  boa rds  and backplanes.  
6, NUMBER OF BOARDS 
- C o n t r o l  Console ,  6  l a y e r  - 105 boards  
No. of  t y p e s ,  6  l a y e r  - 4 1  
- Element Bay, 8 l a y e r  - 66 boards  
6 l a y e r  - 6 boards  
No.  o f  t y p e s ,  8 l a y e r  - 6 
6 l a y e r  - 2 
APPENDIX B, PEPE HAREWARE FEAYJRES 
7. COOLING TECHNIQUES 
- Cooled Forced A i r  wi th  F i n  and Tube Heat Exchanger 
- Direct Liquid Cooling 
POWER SUPPLY 
-
- High Frequency Power Conversion 
- Output - 4300 Watts 
- 600 Amps a t  5.2V 
- 600 Amps a t  2.OV 
- Eff ic i ency  > - 70% 
- Regula t ion;  + 2% 
- F a u l t  Control  - overfunder vo l t age  
- over c u r r e n t  
- over temperature 
- a i r  f low 
- Output R e c t i f i c a t i o n  - Schottky Diodes 
- Cooling - Direc t  Liquid Cooling f o r  Schottky Diodes and Power Swltches 
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AppcnSix C I n s t r u c t i o n  Set of t ! ; c  ':U 
L i s t e d  i n  t h e  fo l l owing  t a b l e s  a r e  t h e  AU i n s t r u c t i o n s .  F i r s t  i s  a 
l i s t  o rde red  by mnemonic and second i s  a  l i s t  o rde red  by opcode w i t h  a 
b r i e f  d e s c r i p t i o n  of t h e  o p e r a t i o n  of  each  i n s t r u c t i o n .  
MNEMONIC - Four c h a r a c t e r  code accepted  by t h e  PEPE 
Assembler 
TYPE - I n s t r u c t i o n  class 
1 A c t i v i t y  
2 I n t e g e r  
3 Log ica l IDa ta  T r a n s f e r  
4 F l o a t i n g  P o i n t  
5 Output  
6 D i s t r i b u t e d  
OPCODE - 8 b i t  bina,:y 


































R B I T  
ROV 





1 0 10 
4 200 




1 25 2 
























1 0 14 
I 100 
2 10 7 







































S B I T  
SEG 
SELB 
S F  






S L  































L t  AU INSTRUCTION SET 
** 
** 
Zt A C T I V I T Y  I'NS.I"RUCTICINS 
#* 
010 ACT ACTIVATE F'AEACT=:'TAG HE:(; I S T E I I  :SNF'UT LOGIC 
011 CACT CLEAR AND F'AEACT=::I I F  'TAG MATCH ELSE 0 
ACTIVATE 
01.2 POP PnP STACK F'AER~:-~~::F:'As'T'A~< ( 0 1 
F'ASTRIi; ( 3.9-0 )z::PRSTAK (20-1 > 
PAS'TAK (20)  :=O 
013 F'SEL- F'lJSt-1 AN11 COf4BI:NATIUN CIF F1I.!St.l ANXi sEr-3 
SE1-ECT CJN B I T  
014 F'USC.1 Ir'LJSI-I AC'I'I:VI TY F'ASTAK ( O ) :=F'Rf:AC'T 
STACI< 
PfiSTAI.< ( 20- :I. ) z:P(jS-jlqi( < :L 9-0 ) 
** 
L* LOAD INSTRLJC:T I ONS 
*$ 
021 L,r.lh LC.lAI:I A filz(:; F:'AARE:GZ::OF:'ER~NI:~ 
023 LDR L-CIAD R 171xG PA[:JRE~:G=:~JF'EI:~RND 
026 1-DE I.,OAD A pp,cl1q~c; (31-..24 ) ::::oI::*l;;l:tAzD (3.1. - 24 )  
EXPUNENT 
027 LTAG 1-OAD 'TAI~S F:'A'~AGF;=::OF~ER~,I.ID ( 7-0 ) 
PADF:'[:=:QF'EF:Ai.<l:i i 3 1 
PAErACT::::O1-'Ei:lifiND ( :f.(j) 
FASTAI(=:QF'IKR~.~;~.~~:I  ( ;',:I. -  1. ? 
** 
% STORE INSTRUCTIONS 
** 
031 Sf? )  STORE (7 EM ( OPERANT1 ( % 0 -0  ? =::F'Al:?rKEG 
033 SfcJ STORE a EM (QPEF;AND ( j.O-.ii j > =i~'$:,~(~;='G 
037 STAG STURk: TAi;S EM ( Qf:*EF\'nNI:l ( 1 (j-...cl > ) :::RE:[; :[ !j'rER$; IN THE 
SAME FORHAT AS LTAG 
** 
t* TF:ANSFER XNSTRUCTIQNS 
** 
042 TQA TRANSFER 0 F'AAREi:G=F'ACJFiEG 
TO A 
043 TAn TRANSFER A p ~ n ~ l ; : [ j = : p ~ f i f i ~ c ;  
TO Q 
04h T I D A  TFi'ANSF'ER 111 PAAREG ( 8--.O 1 =F'E NLJi9EE:R 
TO n 
047 ClTA C)U'T'I"lJ'T' TO A pfig;:lh~::~p~(?,l;l;~ 
100 REiI'T RE:SET B:f 'T E M  ( OF:'EHAND! 1. 0- -O  (.C!!::'I!i:KAI\!D ( 1. 5-1 :I ! =:'3 
101. SBT'T SET B:E'T' E PI ( F' I:;: I:? 13 t4 11 ( :I. 9 i? ) < !:I 1:' F: b! ( :!. :; -2. :I. 1 ) := :I. 
102 STG SET 'TAG IEJ 1:' el T (3 R :::: 0 E: I:? fi id I:I ( 7 -- (1 ) . + N i:l + 
AC'TI:VI: 6I.I C) E I:t N < :L 5 -.. 8 1 . E.j1:1 + F:'f? 1: fi [: T :.I 1 
103 STGR SET TAG I N  p 4 'is A G ..: (1 p E ?.J o c ..;- - # , ;) ,.:, ! . I  , 
rSLI-  AIJ CIF'ERAI'\II:( ( 15--:3 j 
104 S T G I  SET TAG I N  pA'T'Aijl?:=OI='E;:;n?.-lll :;.-o) . A F ! ~ ! ,  
I N  AC'TIVE AIJ oF'EF:hNSl~ 15-3 > . f i N 1 1 .  F'i3EAC'T=i> 
105 C F  CLEAR F'AI.JL'T A i:: L r .::: 
106 SFF SET FrAI.JI ...'I' ~ : ~ ~ f . A [ - ' r = j ,  I F p f i E k [ ; ~ ~ ~  
f 07 ROV RESET OVERI:'L-CjW 12'r",0VF'I-'-=0 
SELECT INSTRUCTIONS 
120 SEG SEI ... E!:'T ON EQUAL GI-oE~I-. 
123. SZL SELECT' CIN %I::l:iCi I...U(3Si:c?lL 
122 SGZ SEi...EC'T ClN C;'T' ZE!I?Cl 
123 S1-Z SEI-ECT ON 1.-T ZEliCl 38 SE'S Iz'AEG~I::T:=:Q I N  'THCISE 
124 SGE SELECT CIN GE ZE-liCI $% AC:'T IVE: A l l  WI.iIZRE' 'Tl-lliC (3(lNI:II: 7'1: Olil 
125 SL-E SEL..ECT 01.1 L E C  ZE:FtC) :i($ IS NCIT SR'TISF1EI:t 
126 SNZ SEl...E(:'I' ON NE ZERO 
127 SZR SELECT ON ED ZERO 
140 SNOV SELEC:T t i N  N(::iN--!:)?~IZF~Fl ... O W  
147 SOU SELECT CIN I::I(JE:RFI ...ObJ 
150 SF SEl...I,C'T F I R S T  SET F'AE:AI::-i' TO Zli:Rn 3: i4  A!.,[.. 
AU EXC:E:F'TTfltlE: CINE W X Ti-i 'TI-IE L..ijWErST 
PE N\JMEEH 
157 SELb SELECT CIN B I T  SET F'hEACV Ti:) ZE:RC! :!:N A L L  ACTIIJIK A1.f 
WHERE E:i.I(Cl!'E:RAND(:i.(;.-Oj ~ClI-'i:i:RANI:l( 1.5--J.:I.; , 
I S  NO'T' EQ1.IAI ... 1°C) ZliZI:i'Cl 
164 SH SELECT HIGEST $8 SET' F'AE.:AC:T 'TO ZEi:RCI I S  A1 .. I... ri?rC:TICjE: A(.i  
1 6 5 $1- S E I... E C: T I... ti W E S T' $ % t.4 t.l[l S E A I? E!: i1.i :I: !!< 'T' !!i: R C: C? h! 'I' A :I: N- A 
%t NCfN PIAX :I: iYiAl .../ rCi:LNI: K A L .  VCtlL..\.JE 
166 SNZL- E.;EI.,EC'T' UN NCIN ZEiA(3 I-.QGIC:AL 
167 SNG SEi.-E:CT UN NOT ERIJAL Gi..CISfiL.. 
ARITHHETIC INSTRUCTIONS 
171 St.ir?rI SHIFT AR1:TI-Il-IETf tl :EPtll:GEfi' 
1 7 3 S 1.1 1- E i  H X F T I. f7 G :C (3 A I... 
2 0 0 AD xt A I:I 11 F- L (3 A T I N (:< F:' CI :T N 'r 
2 0 i s u E s u E 'r A R i.:: 'r r- 1.- o A 'r :I: N [:+ F:' c:! :I: F.! T 
202 ML HIJLTTI='l.-Y FI  ...QA'T'I:NG F'I:):I:l\!?' 
203 DU Tr IV lDE Fl...I.)A'TING F:'t::lTbJ'i 
204 SQ SRLJAf l~ ROOT FL..CIPiTTN(3 F'OTNT 
205 F I X  F X  
206 FLO'T FLOAT 
210 ADE AflD E>(F:'QNE:NT F'AARECi (311.-24 > =zF:'AAREf:; (3j.-24) FBI.-US 
ClF'ERf?NI:l ( 31-24 , 
21 1 SEE SUBTRACT EXF'CrNlii:I.IT 
215 l lR111 L.IF'F'E:R ADI:I INT'EG1::ii' 
216 use1 \.tpl::or:ir suR+rriac.r. 1:NTEGE:K 
220 R I l I  ADI:l 1N'i"EGEI-I: 
222 SET SI.JET'FIACT lbJ'T'E(:GEH 
222 Nl.-I: Mt.JI ...TI:F'I.-Y %i',ll-EGEA 
2 2 3 1- :I: N I... C) A 1 AN f I :I: N I::: F:: EZ l"il.: 1.4 'T' 
2 2 4 L I:I E A 1- [I I:I j.I i:l[< (1: K EI Pi 1.;: PJ 'T i'~ 
2 2 5 L 0 f I 1 I... 0 l,J E IF fi 111 111 1: N 'f' l-1 i:.: E!: I? 
2 26 L S I I... [I 1\I E R S U fi 'T fi r.: C: 'r :!: t.! 'T' I;: ( 1  if 1. : 
** 
tS L O G I C A L  I N S T R U C T I O N S  
** 
2 4 2  ANA L O G I C A L  + A N D +  
2 4 3  C?II.INT I...C)GI(ZRI ... +AE.II:INOT+ 
2 4 4  ClRA t.f3Gl:2AI- +OR + 
245  XUA l...U(:;ICAl... + XUR + 
246 OC:L I...OGIC:RI ... + NCIY' , 
2 4 7  T C I  TWISS CC1HF:"LE::ME:N'T INTIEGEIR 
t* 
** A C T I V I T Y  INSTRUCTSUNS 
** 
250 COPY COI'Y A C T I V I T Y  PAEACT::-F'RSTAI( ( O 
STACI i  
251 C A  ~~~~~~~~~~~:1?1- PAEIACT:- , NOT, F'AE0C.T + At.lfi, TI?K ( 0 ) 
nc-r.3: uI:.rv 
252 ANS AN11 QF S'r0Cft  F'AERC:T==F'AE:A[::'Y' + ,i?rNI:l, F'AS'ffiji: ( 0 j 
pAS7'AL< ( zC)--O ) ::::<> [:'fls.rfii\;. { 'J. (3- 1 ) 
253 CAS CLEAR A C T I V E  PASTAK(O)=O 
STRCI( 
254 DIS UR CIF srnc:l< PAI:AI:~-: I : I - 'AEE.I I : :T + OR , F: 'ASTR~\; ' (  C) 1 
F:8hs')-hl( (:J(j--c) ) z : ( )  y I ~ * ~ $ j ' ~ A t <  ( j.$)-:j. j 
Quad OR /NOR 
Quad 2  Input  OR 
Quad 2 Input  A N D ~ N A N D  
T r i p l e  2-3-2 Input  ORINOR 
T r i p l e  4-3-3 Input  NOR 
T r i p l e  XOR 
Dual 4-5 Input  OR/NOR 
Dual 3 Input  OR 
Dual 3 Input  NOR 
Quad Line Receiver 
T r i p l e  Line Receiver 
Dual 2 wide 2-3 Input  OR/?lOS 
4 Wide 3 Input  OR/AND 
Dual J K  Fl ip-Flop 
4 b i t  S h i f t  Reg i s t e r  
1 t o  8 Decoder 
8 Input  Mul t ip lexer  
8 Input  P r i o r i t y  Encoder 
Quad 2 Input  Mul t ip lexer  
Dual 4 Input  Mul t ip lexer  
Hex D Fl ip-Flop 
Look Ahead Carry Block 
Dual F u l l  Adder 
4 B i t  Ar i thmet ic  Logic Unit  (ALu) 
APPENDIX D ,  MECL LOK Logic F a m i l y  Used i n  t h e  AU 
ECL 10117 
Dual 2 Wide 2-3 T:~yt 
OR / 22.: 3 
ECT, 10141 
4 B i t  S h i f t  R e g i s t e r  
FUNCTION TABLE 
! L ~ L  I oar. a?! E w r y  
t L 1 T i - i  ."t I ! L i SQ.:! : a t !  1 - -- H .  I t i  I S:$a Shirr 
TRUTH TABLE 
ECL 10135 
Dual 3-X F l i p - F l o ?  
XCL 3.0161 
1 to 3 Decoder 
! Enable  Inputs 
1 5  ., A, ,I t ; J _ t - t ~ ~ - - - -  
7 
, , Z  L L L  
L 5 L E  
i -  7 1 , j :I 3 H 
-- d 
# 1. 9, $ 8 8 
i @ : i  
Outpu ts  
0 = dont care 
ECL 10154 
8 Input  'I..lultiplexer 
Date Inputs -. ,- - - O c g ? ~ t s  
- -- - - - - 
EO Dl 92 9 3  24 35 25 37 $3 C2 <I. CC , 




L L L L L L L R  
L L L L L L l . ? ,  L L L t l  
ECL 10165 
3 h p u t  Zriority Encoder 
@= don t  care 
KC!, 10173 
Quad 2 Input I.!~lltiplexer 
ECL 10176 
Hex D F l i p - F l c p s  
ECS, 121;" 
Loo!< :*:lead C a r r y  Bloc:: 




